Serial Number: 08/902,133 Filing Date: July 29, 1997

DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 2 Dku 303,356US1

1

Title

[Amended] The transistor of claim [11] 22, wherein materials comprising at least one of the floating gate and the insulator are selected to have an electron affinity causing the barrier energy to be selected at less than approximately 3.3 eV.

164

[Four times amended] The transistor of claim 28, wherein:

the insulator comprises a material that has a larger electron affinity than silicon dioxide; the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the barrier energy is less than approximately 2.0 eV; and

an area of a capacitor formed by the control electrode, the floating gate, and the intergate diclectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

18°14.

[Three times amended] A transistor comprising:

- a source region;
- a drain region;
- a channel region between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and [wherein] a barrier energy between the floating gate and the insulator [is] being less than approximately [3.3] 2.0 eV;
- a control electrode, separated from the floating gate by an intergate dielectric; and wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

117/

[Amended] A transistor comprising:

- a source region;
- a drain region;
- a channel region between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate

AMENDMENT AND RESPONSE UNDER 37 CPR § 1.116

Serial Number: 08/902,133 Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 3 Dkt: 303,356US1

mt.

a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control electrode, separated from the floating gate by an intergate dielectric; and

wherein the intergate dielectric has a permittivity that is higher than a permittivity of
silicon dioxide.

2d.

[Three Times Amended] A memory cell comprising:

a storage electrode <u>comprising a material that has a smaller electron affinity than</u> <u>polycrystalline silicon</u> to store charge;



an insulator adjacent to the storage electrode, wherein a barrier energy between the insulator and the storage electrode is less than approximately 3.3 cV:

a control electrode separated from the storage electrode by an intergate dielectric; and wherein the intergate dielectric has a permittivity that is higher than a permittivity of silicon dioxide.

203 j.

[Twice Amended] A memory device comprising:

- a plurality of memory cells, wherein each memory cell includes a transistor comprising:
  - a source region;
  - a drain region;
  - a channel region between the source and drain regions;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate located adjacent to the floating gate and separated therefrom by an intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Script Number: 08/902,133 Filing Date: July 29, 1997

Page 4 Dkt: 303 356US1

Tide: DYNAMIC ELECTRICALLY ALTERABLE PRIXIRAMMABLE READ ONLY MEMORY DEVICE

34. [Amended] The memory device of claim [33] 22 wherein materials comprising at least one of the floating gate and the insulator in each transistor are selected to have an electron affinity causing the harrier energy to be less than approximately 3.3 eV.

36. [Amended] The memory device of claim [33] wherein the floating gate of each transistor is isolated from conductors and semiconductors.

[Amended] The memory device of claim [33] Wherein the insulator in each transistor comprises a material that has a larger electron affinity than silicon dioxide.

[Twice amended] The memory device of claim 32 wherein:

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

the barrier energy is less than approximately 2.0 eV; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region of each transistor.

[Amended] The transistor of claim 19 wherein:
the insulator comprises a material that has a larger electron affinity than silicon dioxide;

[the floating gate comprises a material that has a smaller electron affinity than polycrystalline silicon;]

an area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region[; and

the barrier energy is less than approximately 2.0 eV].

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Serial Number: 08/902.133

Serial Number: 08/902.133 Filing Date: July 29, 1997

Tille: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page S Dkt: 303.356US1



[Amended] The memory cell of claim 29, further comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region; and wherein:

the storage electrode comprises polycrystalline or microcrystalline silicon carbide:

[an] the insulator is between the storage electrode and the channel region, the insulator comprising a material that has a larger electron affinity than silicon dioxide, [and a] and the barrier energy [between the insulator and the storage electrode being] is less than approximately [3.3] 2.0 eV; and

[wherein the storage electrode comprises a material that has a smaller electron affinity than polycrystalline silicon; and]

[wherein] an area of a capacitor formed by the control electrode, the storage clectrode, and the intergate dielectric is larger than an area of a capacitor formed by the storage electrode, the insulator, and the channel region.

.

a source region in a substrate;

[Amended] A transistor comprising:

- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- an insulator comprising a material that has a larger electron affinity than silicon dioxide;
- a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
- a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Serial Number: 08/902,133

Filing Date: July 29, 1997

THE: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Dkt: 303.356(IN)

24

[Amended] The transistor of claim 47 wherein:

the insulator comprises amorphous silicon carbide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the barrier energy is less than approximately 2.0 eV.

33

[Amended] A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
- a control gate, separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergrate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

33.

[Amended] The transistor of claim 47 wherein:

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the barrier energy is less than approximately 2.0 eV.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133

Filing Date: July 29, 1997

DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 7 Dkr: 303.356US1

34·

[Amended] A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- an insulator comprising a material that has a larger electron affinity than silicon dioxide;
- a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; [and]

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide[.]; and an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the

channel region.

ont sp.

[Amended] The transistor of claim 49 wherein:

the insulator comprises amorphous silicon carbide;

the [a] barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV; and

the floating gate comprises polycrystalline or microcrystalline silicon carbide. [a material that has a smaller electron affinity than polycrystalline silicon; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.]

36 \$1.

[Amended] A transistor comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region:
- a floating gate separated from the channel region by an insulator, the floating gate

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Scrial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 8 Dkt: 303.356US1

comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

**3**∫.

[Amended] The transistor of claim \$1 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

[Amended] A transistor comprising:

a source region in a substrate;

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116

Serial Number: 08/902,133 Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 9 Dkr: 303.356US1

39.

[Amended] The transistor of claim 5 wherein:

[a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

40

[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region; an insulator comprising a material that has a larger electron affinity than silicon dioxide;
- a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

All SA

[Amended] The memory cell of claim \$5 wherein:

the insulator comprises amorphous silicon carbide:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

cont.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Scrial Number: 08/902.133 Filing Date: July 29, 1997

Page 10 Okt: 303.356US1

Tide: DYNAMIC FLECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE



[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

43.

[Amended] The memory cell of claim 5 wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide;

cont

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 cV;

 $\frac{2}{3}$  and

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

N4.

[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region:
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116
Serial Number: 08/94/2,133

Page 11 Dkt: 303.3561/51

Filing Dazz: July 29, 1997
Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

[Amended] The memory cell of claim \$\frac{1}{2}\$ wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; and

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide.

cont, 46

[Amended] A memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately [3.3] 2.0 eV; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

47 6k.

[Amended] The memory cell of claim of wherein:

[the barrier energy is less than approximately 2.0 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide; and

an area of a capacitor formed by the control gate, the floating gate, and the intergate

AMENUMENT AND RESPONSE UNDER 37 CFR § 1.116 Scrial Number: 08/902,133

Filing Date: July 29, 1997

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 12 Dkt: 303.356US1

dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.

48

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- an insulator comprising a material that has a larger electron affinity than silicon

dioxide;

a floating gate separated from the channel region by the insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

cont. E13

[Amended] The memory device of claim 68 wherein:

the insulator comprises amorphous silicon carbide:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

- a row decoder:
- a column decoder;
- a command and control circuit;

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Serial Number: 08/902,133

Filing Date: July 29, 1997

Tide: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Page 13 Dkt: 303.356US1

a voltage control circuit; and

wherein the memory cells are arranged in an array.

5°

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

- a source region in a substrate;
- a drain region in the substrate;
- a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV; and a control gate separated from the floating gate by an intergate dielectric, the

intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.



[Twice amended] The memory device of claim 61 wherein:

the barrier energy [between the floating gate and the insulator] is less than approximately 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

- a row decoder;
- a column decoder;
- a command and control circuit;
- a voltage control circuit; and
- wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Serial Number: 08/902.133 Filing Date: July 29, 1997

Pkt: 303.356US1

C: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

52. #.

[Amended] A memory device comprising:

a plurality of memory cells, each memory cell comprising:

a source region in a substrate;

conf

a drain region in the substrate;

a channel region in the substrate between the source region and the drain region;

a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 2.0 eV; and

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

*53* 

[Twice amended] The memory device of claim of wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide; [a barrier energy between the floating gate and the insulator is less than approximately

3.3 eV;]

the insulator comprises a material that has a larger electron affinity than silicon dioxide; an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

the memory device further comprises:

a row decoder;

a column decoder;

a command and control circuit;

a voltage control circuit; and

wherein the memory cells are arranged in an array.

Page 14

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Serial Number: 08/902,133 Filing Daxe: July 29, 1997

Page 15 Dkt: 303,356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE



[Amended] A memory device comprising:

- a plurality of memory cells, each memory cell comprising:
  - a source region in a substrate;
  - a drain region in the substrate;
  - a channel region in the substrate between the source region and the drain region;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV;

a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide; and wherein an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region.



[Twice amended] The memory device of claim 60 wherein:

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the floating gate comprises [a material that has a smaller electron affinity than polycrystalline silicon] polycrystalline or microcrystalline silicon carbide;

the insulator comprises a material that has a larger electron affinity than silicon dioxide;

F 1 7 and

the memory device further comprises:

- a row decoder:
- a column decoder;
- a command and control circuit;
- a voltage control circuit; and
- wherein the memory cells are arranged in an array.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Scrial Number: 08/902,133 Filing Date: July 29, 1997 Page 16 Dkt: 303.356US1

Title: DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

607 j.

[Amended] The memory device of claim to wherein:

the barrier energy is less than approximately 2.0 eV:

the floating gate comprises polycrystalline or microcrystalline silicon carbide;
the insulator comprises a material that has a larger electron affinity than silicon dioxide;
an area of a capacitor formed by the control gate, the floating gate, and the intergate
dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the
channel region; and

the memory device further comprises:

- a row decoder;
- a column decoder;
- a command and control circuit;
- a voltage control circuit; and
- wherein the memory cells are arranged in an array.



[Amended] A memory device comprising:

a plurality of memory cells, wherein each memory cell includes a transistor comprising:

- a source region;
- a drain region;
- a channel region between the source and drain regions;
- a floating gate separated from the channel region by an insulator, the floating gate comprising a material that has a smaller electron affinity than polycrystalline silicon and a barrier energy between the floating gate and the insulator being less than approximately 3.3 eV, the floating gate being capacitively separated from the channel region to provide transconductance gain; and
- a control gate separated from the floating gate by an intergate dielectric, the intergate dielectric having a permittivity that is higher than a permittivity of silicon dioxide.

AMENDMENT AND RESPONSE UNDER 37 CFR § 1.116 Scrial Number: 08/902.133

Filing Date: July 29, 1997

DYNAMIC ELECTRICALLY ALTERABLE PROGRAMMABLE READ ONLY MEMORY DEVICE

Dkt: 303.356US1

62) 78. [Amended] The memory device of claim \*/ wherein:

the floating gate comprises polycrystalline or microcrystalline silicon carbide [and has a smaller electron affinity than polycrystalline silicon];

[a] the barrier energy [between the floating gate and the insulator] is less than approximately [3.3] 2.0 eV;

the insulator comprises a material that has a larger electron affinity than silicon dioxide; an area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than an area of a capacitor formed by the floating gate, the insulator, and the channel region; and

F18

the memory device further comprises:

- a row decoder;
- a column decoder,
- a command and control circuit;
- a voltage control circuit; and

wherein the memory cells are arranged in an array.